<rss version="2.0">
    <channel>
        <title>FPGA</title>
        <link>http://cid-6eb956faea77192b.skydrive.live.com/browse.aspx/FPGA</link>
        <description />
        <ttl>240</ttl>
        <item>
            <title>EDK9.2 CDKey.rar</title>
            <link>http://cid-6eb956faea77192b.skydrive.live.com/self.aspx/FPGA/EDK9.2%20CDKey.rar</link>
            <pubDate>Thu, 27 Mar 2008 03:22:59 GMT</pubDate>
            <description>&lt;img src="http&amp;#58;&amp;#47;&amp;#47;msc.wlxrs.com&amp;#47;Yab6BLiyg7PTichbq0kh4A&amp;#47;images&amp;#47;icons&amp;#47;Small&amp;#47;Zip.png" alt="EDK9.2&amp;#32;CDKey.rar" /&gt;</description>
        </item>
        <item>
            <title>Verilog HDL Reference Manual.pdf</title>
            <link>http://cid-6eb956faea77192b.skydrive.live.com/self.aspx/FPGA/Verilog%20HDL%20Reference%20Manual.pdf</link>
            <pubDate>Tue, 08 Apr 2008 01:54:21 GMT</pubDate>
            <description>&lt;img src="http&amp;#58;&amp;#47;&amp;#47;msc.wlxrs.com&amp;#47;Yab6BLiyg7PTichbq0kh4A&amp;#47;images&amp;#47;icons&amp;#47;Small&amp;#47;Default.png" alt="Verilog&amp;#32;HDL&amp;#32;Reference&amp;#32;Manual.pdf" /&gt;</description>
        </item>
        <item>
            <title>VHDL Beginners Book.pdf</title>
            <link>http://cid-6eb956faea77192b.skydrive.live.com/self.aspx/FPGA/VHDL%20Beginners%20Book.pdf</link>
            <pubDate>Tue, 08 Apr 2008 01:59:32 GMT</pubDate>
            <description>&lt;img src="http&amp;#58;&amp;#47;&amp;#47;msc.wlxrs.com&amp;#47;Yab6BLiyg7PTichbq0kh4A&amp;#47;images&amp;#47;icons&amp;#47;Small&amp;#47;Default.png" alt="VHDL&amp;#32;Beginners&amp;#32;Book.pdf" /&gt;</description>
        </item>
        <item>
            <title>Verilog.HDL.Synthesis.A.Practical.Primer.pdf</title>
            <link>http://cid-6eb956faea77192b.skydrive.live.com/self.aspx/FPGA/Verilog.HDL.Synthesis.A.Practical.Primer.pdf</link>
            <pubDate>Tue, 08 Apr 2008 02:02:52 GMT</pubDate>
            <description>&lt;img src="http&amp;#58;&amp;#47;&amp;#47;msc.wlxrs.com&amp;#47;Yab6BLiyg7PTichbq0kh4A&amp;#47;images&amp;#47;icons&amp;#47;Small&amp;#47;Default.png" alt="Verilog.HDL.Synthesis.A.Practical.Primer.pdf" /&gt;</description>
        </item>
        <item>
            <title>Verilog.VHDL.Golden.Reference.Guide.pdf</title>
            <link>http://cid-6eb956faea77192b.skydrive.live.com/self.aspx/FPGA/Verilog.VHDL.Golden.Reference.Guide.pdf</link>
            <pubDate>Tue, 08 Apr 2008 02:03:01 GMT</pubDate>
            <description>&lt;img src="http&amp;#58;&amp;#47;&amp;#47;msc.wlxrs.com&amp;#47;Yab6BLiyg7PTichbq0kh4A&amp;#47;images&amp;#47;icons&amp;#47;Small&amp;#47;Default.png" alt="Verilog.VHDL.Golden.Reference.Guide.pdf" /&gt;</description>
        </item>
        <item>
            <title>VHDL.-.verilog.-.systemC.pdf</title>
            <link>http://cid-6eb956faea77192b.skydrive.live.com/self.aspx/FPGA/VHDL.-.verilog.-.systemC.pdf</link>
            <pubDate>Tue, 08 Apr 2008 02:03:03 GMT</pubDate>
            <description>&lt;img src="http&amp;#58;&amp;#47;&amp;#47;msc.wlxrs.com&amp;#47;Yab6BLiyg7PTichbq0kh4A&amp;#47;images&amp;#47;icons&amp;#47;Small&amp;#47;Default.png" alt="VHDL.-.verilog.-.systemC.pdf" /&gt;</description>
        </item>
        <item>
            <title>VHDL.and.verilog.user.manual.PDF</title>
            <link>http://cid-6eb956faea77192b.skydrive.live.com/self.aspx/FPGA/VHDL.and.verilog.user.manual.PDF</link>
            <pubDate>Tue, 08 Apr 2008 02:03:18 GMT</pubDate>
            <description>&lt;img src="http&amp;#58;&amp;#47;&amp;#47;msc.wlxrs.com&amp;#47;Yab6BLiyg7PTichbq0kh4A&amp;#47;images&amp;#47;icons&amp;#47;Small&amp;#47;Default.png" alt="VHDL.and.verilog.user.manual.PDF" /&gt;</description>
        </item>
        <item>
            <title>VHDL-Cookbook.pdf</title>
            <link>http://cid-6eb956faea77192b.skydrive.live.com/self.aspx/FPGA/VHDL-Cookbook.pdf</link>
            <pubDate>Tue, 08 Apr 2008 02:03:25 GMT</pubDate>
            <description>&lt;img src="http&amp;#58;&amp;#47;&amp;#47;msc.wlxrs.com&amp;#47;Yab6BLiyg7PTichbq0kh4A&amp;#47;images&amp;#47;icons&amp;#47;Small&amp;#47;Default.png" alt="VHDL-Cookbook.pdf" /&gt;</description>
        </item>
        <item>
            <title>Xilinx Synthesis Technology.pdf</title>
            <link>http://cid-6eb956faea77192b.skydrive.live.com/self.aspx/FPGA/Xilinx%20Synthesis%20Technology.pdf</link>
            <pubDate>Tue, 08 Apr 2008 02:04:53 GMT</pubDate>
            <description>&lt;img src="http&amp;#58;&amp;#47;&amp;#47;msc.wlxrs.com&amp;#47;Yab6BLiyg7PTichbq0kh4A&amp;#47;images&amp;#47;icons&amp;#47;Small&amp;#47;Default.png" alt="Xilinx&amp;#32;Synthesis&amp;#32;Technology.pdf" /&gt;</description>
        </item>
        <item>
            <title>Xilinx VHDL Tutorial.pdf</title>
            <link>http://cid-6eb956faea77192b.skydrive.live.com/self.aspx/FPGA/Xilinx%20VHDL%20Tutorial.pdf</link>
            <pubDate>Tue, 08 Apr 2008 02:05:24 GMT</pubDate>
            <description>&lt;img src="http&amp;#58;&amp;#47;&amp;#47;msc.wlxrs.com&amp;#47;Yab6BLiyg7PTichbq0kh4A&amp;#47;images&amp;#47;icons&amp;#47;Small&amp;#47;Default.png" alt="Xilinx&amp;#32;VHDL&amp;#32;Tutorial.pdf" /&gt;</description>
        </item>
        <item>
            <title>Xilinx XSTuser guide.pdf</title>
            <link>http://cid-6eb956faea77192b.skydrive.live.com/self.aspx/FPGA/Xilinx%20XSTuser%20guide.pdf</link>
            <pubDate>Tue, 08 Apr 2008 02:07:04 GMT</pubDate>
            <description>&lt;img src="http&amp;#58;&amp;#47;&amp;#47;msc.wlxrs.com&amp;#47;Yab6BLiyg7PTichbq0kh4A&amp;#47;images&amp;#47;icons&amp;#47;Small&amp;#47;Default.png" alt="Xilinx&amp;#32;XSTuser&amp;#32;guide.pdf" /&gt;</description>
        </item>
        <item>
            <title>Advanced Xilinx FPGA.pdf</title>
            <link>http://cid-6eb956faea77192b.skydrive.live.com/self.aspx/FPGA/Advanced%20Xilinx%20FPGA.pdf</link>
            <pubDate>Tue, 08 Apr 2008 02:15:28 GMT</pubDate>
            <description>&lt;img src="http&amp;#58;&amp;#47;&amp;#47;msc.wlxrs.com&amp;#47;Yab6BLiyg7PTichbq0kh4A&amp;#47;images&amp;#47;icons&amp;#47;Small&amp;#47;Default.png" alt="Advanced&amp;#32;Xilinx&amp;#32;FPGA.pdf" /&gt;</description>
        </item>
        <item>
            <title>Design Through Verilog HDL.pdf</title>
            <link>http://cid-6eb956faea77192b.skydrive.live.com/self.aspx/FPGA/Design%20Through%20Verilog%20HDL.pdf</link>
            <pubDate>Tue, 08 Apr 2008 02:16:14 GMT</pubDate>
            <description>&lt;img src="http&amp;#58;&amp;#47;&amp;#47;msc.wlxrs.com&amp;#47;Yab6BLiyg7PTichbq0kh4A&amp;#47;images&amp;#47;icons&amp;#47;Small&amp;#47;Default.png" alt="Design&amp;#32;Through&amp;#32;Verilog&amp;#32;HDL.pdf" /&gt;</description>
        </item>
        <item>
            <title>Digital Design with CPLD Applications and VHDL By Dueck.pdf</title>
            <link>http://cid-6eb956faea77192b.skydrive.live.com/self.aspx/FPGA/Digital%20Design%20with%20CPLD%20Applications%20and%20VHDL%20By%20Dueck.pdf</link>
            <pubDate>Tue, 08 Apr 2008 02:19:55 GMT</pubDate>
            <description>&lt;img src="http&amp;#58;&amp;#47;&amp;#47;msc.wlxrs.com&amp;#47;Yab6BLiyg7PTichbq0kh4A&amp;#47;images&amp;#47;icons&amp;#47;Small&amp;#47;Default.png" alt="Digital&amp;#32;Design&amp;#32;with&amp;#32;CPLD&amp;#32;Applications&amp;#32;and&amp;#32;VHDL&amp;#32;By&amp;#32;Dueck.pdf" /&gt;</description>
        </item>
        <item>
            <title>Electronics-Verilog.Digital.Design.Synthesis.pdf</title>
            <link>http://cid-6eb956faea77192b.skydrive.live.com/self.aspx/FPGA/Electronics-Verilog.Digital.Design.Synthesis.pdf</link>
            <pubDate>Tue, 08 Apr 2008 02:25:10 GMT</pubDate>
            <description>&lt;img src="http&amp;#58;&amp;#47;&amp;#47;msc.wlxrs.com&amp;#47;Yab6BLiyg7PTichbq0kh4A&amp;#47;images&amp;#47;icons&amp;#47;Small&amp;#47;Default.png" alt="Electronics-Verilog.Digital.Design.Synthesis.pdf" /&gt;</description>
        </item>
        <item>
            <title>Good Manual Xilinx-Fpga Fpga Timing.pdf</title>
            <link>http://cid-6eb956faea77192b.skydrive.live.com/self.aspx/FPGA/Good%20Manual%20Xilinx-Fpga%20Fpga%20Timing.pdf</link>
            <pubDate>Tue, 08 Apr 2008 02:25:31 GMT</pubDate>
            <description>&lt;img src="http&amp;#58;&amp;#47;&amp;#47;msc.wlxrs.com&amp;#47;Yab6BLiyg7PTichbq0kh4A&amp;#47;images&amp;#47;icons&amp;#47;Small&amp;#47;Default.png" alt="Good&amp;#32;Manual&amp;#32;Xilinx-Fpga&amp;#32;Fpga&amp;#32;Timing.pdf" /&gt;</description>
        </item>
        <item>
            <title>Programmable Logic Design Quick Start Handbook %28Xilinx 2002%29.pdf</title>
            <link>http://cid-6eb956faea77192b.skydrive.live.com/self.aspx/FPGA/Programmable%20Logic%20Design%20Quick%20Start%20Handbook%20^128Xilinx%202002^129.pdf</link>
            <pubDate>Tue, 08 Apr 2008 02:29:07 GMT</pubDate>
            <description>&lt;img src="http&amp;#58;&amp;#47;&amp;#47;msc.wlxrs.com&amp;#47;Yab6BLiyg7PTichbq0kh4A&amp;#47;images&amp;#47;icons&amp;#47;Small&amp;#47;Default.png" alt="Programmable&amp;#32;Logic&amp;#32;Design&amp;#32;Quick&amp;#32;Start&amp;#32;Handbook&amp;#32;&amp;#37;28Xilinx&amp;#32;2002&amp;#37;29.pdf" /&gt;</description>
        </item>
        <item>
            <title>DSP_Tools_9.2.00.967.part1.rar</title>
            <link>http://cid-6eb956faea77192b.skydrive.live.com/self.aspx/FPGA/DSP^_Tools^_9.2.00.967.part1.rar</link>
            <pubDate>Sat, 26 Apr 2008 15:58:11 GMT</pubDate>
            <description>&lt;img src="http&amp;#58;&amp;#47;&amp;#47;msc.wlxrs.com&amp;#47;Yab6BLiyg7PTichbq0kh4A&amp;#47;images&amp;#47;icons&amp;#47;Small&amp;#47;Zip.png" alt="DSP_Tools_9.2.00.967.part1.rar" /&gt;</description>
        </item>
        <item>
            <title>DSP_Tools_9.2.00.967.part2.rar</title>
            <link>http://cid-6eb956faea77192b.skydrive.live.com/self.aspx/FPGA/DSP^_Tools^_9.2.00.967.part2.rar</link>
            <pubDate>Sat, 26 Apr 2008 16:34:01 GMT</pubDate>
            <description>&lt;img src="http&amp;#58;&amp;#47;&amp;#47;msc.wlxrs.com&amp;#47;Yab6BLiyg7PTichbq0kh4A&amp;#47;images&amp;#47;icons&amp;#47;Small&amp;#47;Zip.png" alt="DSP_Tools_9.2.00.967.part2.rar" /&gt;</description>
        </item>
        <item>
            <title>DSP_Tools_9.2.00.967.part3.rar</title>
            <link>http://cid-6eb956faea77192b.skydrive.live.com/self.aspx/FPGA/DSP^_Tools^_9.2.00.967.part3.rar</link>
            <pubDate>Sat, 26 Apr 2008 17:19:53 GMT</pubDate>
            <description>&lt;img src="http&amp;#58;&amp;#47;&amp;#47;msc.wlxrs.com&amp;#47;Yab6BLiyg7PTichbq0kh4A&amp;#47;images&amp;#47;icons&amp;#47;Small&amp;#47;Zip.png" alt="DSP_Tools_9.2.00.967.part3.rar" /&gt;</description>
        </item>
        <item>
            <title>Do an tot nghiep 04.06.08.ppsx</title>
            <link>http://cid-6eb956faea77192b.skydrive.live.com/self.aspx/FPGA/Do%20an%20tot%20nghiep%2004.06.08.ppsx</link>
            <pubDate>Wed, 04 Jun 2008 17:39:59 GMT</pubDate>
            <description>&lt;img src="http&amp;#58;&amp;#47;&amp;#47;msc.wlxrs.com&amp;#47;Yab6BLiyg7PTichbq0kh4A&amp;#47;images&amp;#47;icons&amp;#47;Small&amp;#47;Ppt.png" alt="Do&amp;#32;an&amp;#32;tot&amp;#32;nghiep&amp;#32;04.06.08.ppsx" /&gt;</description>
        </item>
        <item>
            <title>Do an tot nghiep 04.06.08.pps</title>
            <link>http://cid-6eb956faea77192b.skydrive.live.com/self.aspx/FPGA/Do%20an%20tot%20nghiep%2004.06.08.pps</link>
            <pubDate>Wed, 04 Jun 2008 17:41:16 GMT</pubDate>
            <description>&lt;img src="http&amp;#58;&amp;#47;&amp;#47;msc.wlxrs.com&amp;#47;Yab6BLiyg7PTichbq0kh4A&amp;#47;images&amp;#47;icons&amp;#47;Small&amp;#47;Ppt.png" alt="Do&amp;#32;an&amp;#32;tot&amp;#32;nghiep&amp;#32;04.06.08.pps" /&gt;</description>
        </item>
        <item>
            <title>Do an tot nghiep 04.06.08.pptx</title>
            <link>http://cid-6eb956faea77192b.skydrive.live.com/self.aspx/FPGA/Do%20an%20tot%20nghiep%2004.06.08.pptx</link>
            <pubDate>Wed, 04 Jun 2008 17:46:35 GMT</pubDate>
            <description>&lt;img src="http&amp;#58;&amp;#47;&amp;#47;msc.wlxrs.com&amp;#47;Yab6BLiyg7PTichbq0kh4A&amp;#47;images&amp;#47;icons&amp;#47;Small&amp;#47;Ppt.png" alt="Do&amp;#32;an&amp;#32;tot&amp;#32;nghiep&amp;#32;04.06.08.pptx" /&gt;</description>
        </item>
        <item>
            <title>Bao cao tot nghiep_Hieu_Bac_040608.rar</title>
            <link>http://cid-6eb956faea77192b.skydrive.live.com/self.aspx/FPGA/Bao%20cao%20tot%20nghiep^_Hieu^_Bac^_040608.rar</link>
            <pubDate>Sun, 08 Jun 2008 13:46:25 GMT</pubDate>
            <description>&lt;img src="http&amp;#58;&amp;#47;&amp;#47;msc.wlxrs.com&amp;#47;Yab6BLiyg7PTichbq0kh4A&amp;#47;images&amp;#47;icons&amp;#47;Small&amp;#47;Zip.png" alt="Bao&amp;#32;cao&amp;#32;tot&amp;#32;nghiep_Hieu_Bac_040608.rar" /&gt;</description>
        </item>
        <item>
            <title>REP02.02.FPGA.NOHB.281107.pdf</title>
            <link>http://cid-6eb956faea77192b.skydrive.live.com/self.aspx/FPGA/REP02.02.FPGA.NOHB.281107.pdf</link>
            <pubDate>Sat, 14 Jun 2008 17:02:39 GMT</pubDate>
            <description>&lt;img src="http&amp;#58;&amp;#47;&amp;#47;msc.wlxrs.com&amp;#47;Yab6BLiyg7PTichbq0kh4A&amp;#47;images&amp;#47;icons&amp;#47;Small&amp;#47;Default.png" alt="REP02.02.FPGA.NOHB.281107.pdf" /&gt;</description>
        </item>
        <item>
            <title>Do an tot nghiep 04.06.08.ppt</title>
            <link>http://cid-6eb956faea77192b.skydrive.live.com/self.aspx/FPGA/Do%20an%20tot%20nghiep%2004.06.08.ppt</link>
            <pubDate>Tue, 29 Jul 2008 14:58:07 GMT</pubDate>
            <description>&lt;img src="http&amp;#58;&amp;#47;&amp;#47;msc.wlxrs.com&amp;#47;Yab6BLiyg7PTichbq0kh4A&amp;#47;images&amp;#47;icons&amp;#47;Small&amp;#47;Ppt.png" alt="Do&amp;#32;an&amp;#32;tot&amp;#32;nghiep&amp;#32;04.06.08.ppt" /&gt;</description>
        </item>
    </channel>
</rss>